5.1. About the MMU

The MMU works with the L1 and L2 memory system to translate virtual addresses to physical addresses. It also controls accesses to and from external memory.

The Virtual Memory System Architecture version 7 (VMSAv7) features include the following:

See the ARM Architecture Reference Manual for a full architectural description of the VMSAv7.

The processor implements the ARMv7-A MMU enhanced with security extensions and multiprocessor extensions to provide address translation and access permission checks. The MMU controls table walk hardware that accesses translation tables in main memory. The MMU enables fine-grained memory system control through a set of virtual-to-physical address mappings and memory attributes held in instruction and data TLBs.

Note

In VMSAv7 first level descriptor formats page table base address bit 9 is implementation defined. In Cortex-A9 processor designs this bit is unused.

The MMU features include the following:

Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0388E
Non-Confidential