A.2. Resets and reset control

Table A.2 shows the reset and reset control signals.

Table A.2. Cortex-A9 processor reset signals

NameI/OSourceDescription
nCPURESETIReset controllerCortex-A9 processor reset.
nDBGRESETICortex-A9 processor debug logic reset.
NEONCLKOFF[a]I

MPE SIMD logic clock control

0 = do not cut MPE SIMD logic clock

1 = cut MPE SIMD logic clock.

nNEONRESET[a]

I

Cortex-A9 MPE SIMD logic reset.

[a] Only if the MPE is present.


See Reset.

Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0388E
Non-Confidential