A.4. Configuration signals

Table A.4 shows the configuration signals only sampled during reset of the processor.

Table A.4. Configuration signals

NameI/OSourceDescription
CFGENDISystem configuration control

Controls the state of EE bit in the SCTLR:

0 = EE bit is LOW

1 = EE bit is HIGH

CFGNMFII

Configures fast interrupts to be nonmaskable:

0 = clear the NMFI bit in the CP15 c1 Control Register

1 = set the NMFI bit in the CP15 c1 Control Register.

TEINITI

Default exception handling state:

0 = ARM

1 = Thumb.

It sets the SCTLR.TE bit.

VINITHII

Controls the location of the exception vectors at reset:

0 = start exception vectors at address 0x00000000

1 = start exception vectors at address 0xFFFF0000.

It sets the SCTLR.V bit.


Table A.5 shows the CP15SDISABLE signal.

Table A.5. CP15SDISABLE signal

NameI/OSourceDescription
CP15SDISABLEISecurity controller

Disables write access to some system control processor registers:

0 = not enabled

1 = enabled.

See System Control Register.


Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0388E
Non-Confidential