Cortex-A9 Technical Reference Manual: 10.4.1. Processor ID Registers

The Processor ID Registers are read-only registers that return the same values as the corresponding CP15 ID Code Register and Feature ID Register.

Table 10.10 shows the offset value, register number, mnemonic, and description that are associated with each Process ID Register.

Table 10.10. Processor Identifier Registers

Offset (hex)	Register number	Mnemonic		Register value	Description
`0xD00`	832	CPUID	RO	`0x80000000`	ID Code Register^[a]
`0xD04`	833	CTYPR	RO	`0x80038003`	Cache Type Register
`0xD08`	834	-	RAZ	-	-
`0xD0C`	835	TTYPR	RO	`0x00000400`	TLB Type Register
`0xD10-0xD1C`	836-839	-	-	-	Reserved
`0xD20`	840	ID_PFR0	RO	`0x00001231`	Processor Feature Register 0
`0xD24`	841	ID_PFR1	RO	`0x00000011`	Processor Feature Register 1
`0xD28`	842	ID_DFR0	RO	`0x00010444`	Debug Feature Register 0
`0xD2C`	843	ID_AFR0	RAZ	-	Auxiliary Feature Register 0
`0xD30`	844	ID_MMFR0	RO	`0x00100103`	Memory Model Feature Register 0
`0xD34`	845	ID_MMFR1	RO	`0x20000000`	Memory Model Feature Register 1
`0xD38`	846	ID_MMFR2	RO	`0x01230000`	Memory Model Feature Register 2
`0xD3C`	847	ID_MMFR3	RO	`0x00002111`	Memory Model Feature Register 3
`0xD40`	848	ID_ISAR0	RO	`0x00101111`	Instruction Set Attribute Register 0
`0xD44`	849	ID_ISAR1	RO	`0x13112111`	Instruction Set Attribute Register 1
`0xD48`	850	ID_ISAR2	RO	`0x21232041`	Instruction Set Attribute Register 2
`0xD4C`	851	ID_ISAR3	RO	`0x11112131`	Instruction Set Attribute Register 3
`0xD50`	852	ID_ISAR4	RO	`0x00011142`	Instruction Set Attribute Register 4
`0xD54`	853	ID_ISAR5	RAZ	-	Instruction Set Attribute Register 5
^[a]For uniprocessor versions = `0x80000000` For multiprocessor versions = `0xC0000n0m` `n` = CLUSTERID input `m` = CPU number (0x0 for CPU0, 0x1 for CPU1, 0x2 for CPU2, and 0x3 for CPU3.

Copyright © 2008-2010 ARM. All rights reserved.	ARM DDI 0388F
Non-Confidential	ID050110
PDF version