In Cortex-A9 designs there can be two AXI master ports. The following sections describe the AXI interfaces:
AXI Master0 signals data accesses
AXI Master1 signals instruction accesses.