7.4. About the L1 data side memory system

The L1 data cache is organized as a physically indexed and physically tagged cache. The micro TLB produces the physical address from the virtual address before performing the cache access.

Copyright © 2008-2010 ARM. All rights reserved.ARM DDI 0388F
Non-ConfidentialID050110