Appendix B. Instruction Cycle Timings

This chapter describes the cycle timings of integer instructions on Cortex-A9 processors. It contains the following sections:

Copyright © 2008-2010 ARM. All rights reserved.ARM DDI 0388F
Non-ConfidentialID050110