Figure 5.3 to Figure 5.4 show the sequence of events that a device driver must carry out to initialize the memory controller. NAND memory devices only require the memory controller registers to be updated with parameters specific to the device.

Where:

x = denotes the appropriate chip select.