1.1.7. Low-power interfaces

The memory controller has three low-power interfaces, one for each clock domain.

See Chapter 2 Functional Overview for more information.

Copyright © 2006 ARM Limited. All rights reserved.ARM DDI 0392B
Non-Confidential