4.1.1. DMC Integration Configuration Register at 0x0E00

The read/write dmc_int_cfg Register selects the integration test registers. This register is only for test. It can only be read and written in Config state.

Figure 4.3 shows the register bit assignments.

Figure 4.3. dmc_int_cfg Register bit assignments

Table 4.3 lists the register bit assignments.

Table 4.3. dmc_int_cfg Register bit assignments

[31:1]UndefinedReserved, read undefined, write as zero
[0]int_test_enWhen set, outputs are driven from the integration test registers, and input integration register values show external port states
Copyright © 2006 ARM Limited. All rights reserved.ARM DDI 0392B