1.2. Supported devices

The DMC supports DDR SDRAM, see DMC . The Release Note provides a specific list of memory devices tested with each configuration.

The SMC supports NAND, see SMC . The Release Note provides a specific list of memory devices tested with each configuration.

Note

Because the memory controller maps INCR transfers into INCR4 transfers, it does not support memory mapped FIFO components.

Copyright © 2006 ARM Limited. All rights reserved.ARM DDI 0392B
Non-Confidential