3.3.2. DMC Memory Controller Command Register at 0x0004

The write-only dmc_memc_cmd Register enables the DMC to be traversed. The command register controls the programmer’s view FSM. By writing to this register the FSM can be traversed. If a new command is received to change state, and a previous command to change state has not completed, the pready signal is held LOW until the new command can be carried out.

Figure 3.7 shows the register bit assignments.

Figure 3.7. dmc_memc_cmd Register bit assignments

Table 3.3 lists the register bit assignments.

Table 3.3. dmc_memc_cmd Register bit assignments






Undefined, write as zero.



Changes the state of the memory controller:

b000 = Go

b001 = Sleep

b010 = Wakeup

b011 = Pause

b100 = Configure.

Copyright © 2006 ARM Limited. All rights reserved.ARM DDI 0392B