3.3.15. DMC t_wr Register at 0x0038

The read/write dmc_t_wr Register sets the write to precharge delay in memory clock cycles. It can only be read and written in the Config or Low-power state. Figure 3.20 shows the register bit assignments.

Figure 3.20. dmc_t_wr Register bit assignments

Table 3.16 lists the register bit assignments.

Table 3.16. dmc_t_wr Register bit assignments

Bits

Name

Function

[31:3]

-

Read undefined, write as zero

[2:0]

t_wrSet the write to precharge delay in memory clock cycles
Copyright © 2006 ARM Limited. All rights reserved.ARM DDI 0392B
Non-Confidential