3.3.17. DMC t_xp Register at 0x0040

The read/write dmc_t_xp Register sets exit power down command time in memory clock cycles. It can only be read and written in the Config or Low-power state. Figure 3.22 shows the register bit assignments.

Figure 3.22. dmc_t_xp Register bit assignments

Table 3.18 lists the register bit assignments.

Table 3.18. dmc_t_xp Register bit assignments

Bits

Name

Function

[31:8]

-

Read undefined, write as zero

[7:0]

t_xpSet the exit power down command time in memory clock cycles
Copyright © 2006 ARM Limited. All rights reserved.ARM DDI 0392B
Non-Confidential