3.3.9. DMC t_ras Register at 0x0020

The read/write dmc_t_ras Register sets the RAS to precharge delay in memory clock cycles. It can only be read and written in the Config or Low-power state. Figure 3.14 shows the register bit assignments.

Figure 3.14. dmc_t_ras Register bit assignments

Table 3.10 lists the register bit assignments.

Table 3.10. dmc_t_ras Register bit assignments

Bits

Name

Function

[31:4]

-

Read undefined, write as zero

[3:0]

t_rasSet RAS to precharge delay in memory clock cycles
Copyright © 2006 ARM Limited. All rights reserved.ARM DDI 0392B
Non-Confidential