3.3.8. DMC t_mrd Register at 0x001C

The read/write dmc_t_mrd Register sets the mode register command time in memory clock cycles. It can only be read and written in the Config or Low-power state. Figure 3.13 shows the register bit assignments.

Figure 3.13. dmc_t_mrd Register bit assignments

Table 3.9 lists the register bit assignments.

Table 3.9. dmc_t_mrd Register bit assignments

Bits

Name

Function

[31:7]

-

Read undefined, write as zero

[6:0]

t_mrdSet mode register command time in memory clock cycles
Copyright © 2006 ARM Limited. All rights reserved.ARM DDI 0392B
Non-Confidential