3.5.3. SMC Set Configuration Register at 0x1008

The write-only smc_memc_cfg_set Register enables the memory controller to be changed to Low-power state, and interrupts enabled. This register cannot be written to in the Reset state. Figure 3.37 shows the register bit assignments.

Figure 3.37. smc_memc_cfg_set Register bit assignments

Table 3.38 lists the register bit assignments.

Table 3.38. smc_memc_cfg_set Register bit assignments

[31:3]-Reserved, write as zero.

b0 = no effect

b1 = request the SMC to enter Low-power state when it next becomes idle.

[1]-Reserved, write as zero.

b0 = no effect

b1 = interrupt enable, memory interface 0.

Copyright © 2006 ARM Limited. All rights reserved.ARM DDI 0392B