PrimeCell® AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual 3.5. SMC Register descriptions

PrimeCell^® AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual

Revision: r0p1

Home > Programmer’s Model > SMC Register descriptions

3.5. SMC Register descriptions

This section describes the SMC registers.

Copyright © 2006 ARM Limited. All rights reserved.	ARM DDI 0393B
Non-Confidential
PDF version

Home > Programmer’s Model > SMC Register descriptions