2.3.5. TraceEnable Control registers

The CoreSight Program Flow Trace Architecture Specification describes the TraceEnable mechanism that controls when trace is generated. Three registers control and configure the operation of TraceEnable. They are described in the following sections:

Copyright © 2008 ARM Limited. All rights reserved.ARM DDI 0401A
Non-Confidential