CoreSight™ PTM™-A9 Technical Reference ManualRevision: r0p0
Home > Programmer’s Model > PTM-A9 register summary > Address Comparator registers

2.3.8. Address Comparator registers

The PTM-A9 implements eight pairs of Address Comparator registers. Table 2.8 shows the organization of these registers.

Table 2.8. PTM-A9 Address Comparator Registers

Address ComparatorAddress Comparator Value RegisterAddress Comparator Access Type Register
1ETMACVR1, register 0x010, at offset 0x040ETMACTR1, register 0x020, at offset 0x080
2ETMACVR2, register 0x011, at offset 0x044ETMACTR2, register 0x021, at offset 0x084
3ETMACVR3, register 0x012, at offset 0x048ETMACTR3, register 0x022, at offset 0x088
4ETMACVR4, register 0x013, at offset 0x04CETMACTR4, register 0x023, at offset 0x08C
5ETMACVR5, register 0x014, at offset 0x050ETMACTR5, register 0x024, at offset 0x090
6ETMACVR6, register 0x015, at offset 0x054ETMACTR6, register 0x025, at offset 0x094
7ETMACVR7, register 0x016, at offset 0x058ETMACTR7, register 0x026, at offset 0x098
8ETMACVR8, register 0x017, at offset 0x05CETMACTR8, register 0x027, at offset 0x09C

The CoreSight Program Trace Flow Architecture Specification describes the operation of these registers in the PTM-A9.

Copyright © 2008 ARM Limited. All rights reserved.ARM DDI 0401A
Non-Confidential
PDF file icon  PDF version
Home > Programmer’s Model > PTM-A9 register summary > Address Comparator registers