This manual is written for hardware engineers who are familiar with ARM technology and want to use the MBIST controller to test the RAM blocks used by the cache controller. The AXI protocol is not specified but some familiarity with AXI is assumed.