Cortex-A9 MPCore Technical Reference ManualRevision: r2p0
Home > Interrupt Controller > Cortex-A9 processor interface register descriptions > Processor Interface Implementer Identification Register

3.4.1. Processor Interface Implementer Identification Register

The ICPIIR Register characteristics are:

Purpose

Provides information about the implementer and the revision of the controller.

Usage constraints

There are no usage constraints.

Configurations

Available in all Cortex-A9 multiprocessor configurations.

Attributes

See the register summary in Table 3.20.

Figure 3.13 shows the ICPIIR Register bit assignments.

Figure 3.13. ICPIIR Register bit assignments


Table 3.21 shows the ICPIIR Register bit assignments.ss

Table 3.21. ICPIIR Register bit assignments

BitsNameDescription
[31:20]Part number

Identifies the peripheral.

[19:16]Architecture version

Identifies the architecture version.

[15:12]Revision number

Returns the revision number of the Interrupt Controller. The implementer defines the format of this field.

[11:0]Implementer

Returns the JEP106 code of the company that implemented the Cortex-A9 processor interface RTL. It uses the following construct:

[11:8]

the JEP106 continuation code of the implementer

[7]

0

[6:0]

the JEP106 code [6:0] of the implementer.


Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0407E
Non-Confidential
PDF file icon  PDF version
Home > Interrupt Controller > Cortex-A9 processor interface register descriptions > Processor Interface Implementer Identification Register