A.9. Exception flags signals

Table A.24 shows the DEFLAGS and SCUEVABORT signals.

Table A.24. Exception flags signals

NameI/ODestinationDescription
DEFLAGSn[6:0]OSystem inegrity controller

Data Engine output flags. Only implemented if the Cortex-A9 processor includes a Data Engine.

If the DE is NEON SIMD unit:

  • Bit[6] gives the value of FPSCR[27]

  • Bit[5] gives the value of FPSCR[7]

  • Bits[4:0] give the value of FPSCR[4;0].

If the DE is FPU:

  • Bit[6] is zero.

  • Bit[5] gives the value of FPSCR[7]

  • Bits[4:0] give the value of FPSCR[4;0].

SCUEVABORTOIndicates an external abort has occurred during a coherency eviction.

For additional information on the FPSCR, see the Cortex-A9 Floating-Point Unit (FPU) Technical Reference Manual and the Cortex-A9 NEON® Media Processing Engine Technical Reference Manual.

Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0407E
Non-Confidential