Cortex-A9 MPCore Technical Reference ManualRevision: r2p0
Home > Interrupt Controller > Interrupt distributor programmers model > PrimeCell Identification Registers

3.3.10. PrimeCell Identification Registers

The component_id_[3:0] Registers are four eight-bit wide registers, that can conceptually be treated as a single register that holds a 32-bit PrimeCell ID value. You can use the register for automatic BIOS configuration. The component_id Register is set to 0xB105F00D.

Table 3.15 lists the register bit assignments.

Table 3.15. component_id Register bit assignments

BitsReset valueRegisterBits

Description

--component_id_3[31:8]Read undefined
[31:24]0xB1component_id_3[7:0]-
--component_id_2[31:8]Read undefined
[23:16]0x05component_id_2[7:0]-
--component_id_1[31:8]Read undefined
[15:8]0xF0component_id_1[7:0]-
--component_id_0[31:8]Read undefined
[7:0]0x0Dcomponent_id_0[7:0]-

Figure 3.12 shows the register bit assignments.

Figure 3.12. PrimeCell ID Register bit assignments


The following subsections describe the component_id Registers:

PrimeCell Identification Register 0

The component_id_0 Register is hard-coded and the fields in the register control the reset value. Table 3.16 lists the register bit assignments.

Table 3.16. component_id_0 Register bit assignments

BitsNameDescription
[31:8]-Reserved, read undefined
[7:0]component_id_0-

PrimeCell Identification Register 1

The component_id_1 Register is hard-coded and the fields in the register control the reset value. Table 3.17 lists the register bit assignments.

Table 3.17. component_id_1 Register bit assignments

BitsNameDescription
[31:8]-Reserved, read undefined
[7:0]component_id_1-

PrimeCell Identification Register 2

The component_id_2 Register is hard-coded and the fields in the register control the reset value. Table 3.18 lists the register bit assignments.

Table 3.18. component_id_2 Register bit assignments

BitsNameDescription
[31:8]-Reserved, read undefined
[7:0]component_id_2-

PrimeCell Identification Register 3

The component_id_3 Register is hard-coded and the fields in the register control the reset value. Table 3.19 lists the register bit assignments.

Table 3.19. component_id_3 Register bit assignments

BitsNameDescription
[31:8]-Reserved, read undefined
[7:0]component_id_3-

Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0407E
Non-Confidential
PDF file icon  PDF version
Home > Interrupt Controller > Interrupt distributor programmers model > PrimeCell Identification Registers