4.2. Private timer and watchdog registers

Addresses are relative to the base address of the timer and watchdog region defined by the private memory map. See Interfaces. All timer and watchdog registers are word-accessible only.

Use nPERIPHRESET to reset these registers, except the Watchdog Reset Status Register.

nWDRESET resets the Watchdog Reset Status Register. See Resets and reset control signals.

Table 4.1 shows the timer and watchdog registers. All registers not described in Table 4.1 are Reserved.

Table 4.1. Timer and watchdog registers 


The private timers stop counting when the associated CPU is in debug state.

Copyright © 2008-2009 ARM. All rights reserved.ARM DDI 0407E