2.4. Accelerator Coherency Port

The Accelerator Coherency Port (ACP) is an optional AXI 64-bit slave port that can be connected to non-cached AXI master peripherals, such as a DMA engine or cryptographic engine.

This AMBA 3 AXI compatible slave interface on the SCU provides an interconnect point for a range of system masters that for overall system performance, power consumption or reasons of software simplification, are better interfaced directly with the Cortex-A9 MPCore processor. ACP interface clocking describes ACP timing.

The following sections describe the ACP:

Copyright © 2008-2010 ARM. All rights reserved.ARM DDI 0407F
Non-ConfidentialID050110