6.2.3. Three Cortex-A9 processors configuration

In this configuration, PADDRDBG is [14:0]

PADDRDBG[14:13] is used to select which of the processors is accessed:

PADDRDBG[12] is used to select the debug or performance monitor area of the processor

Note

In this configuration, the external CoreSight system must ensure that the Cortex-A9 MPCore is never accessed with PADDRDBG[14:13] = 11. When PADDRDBG[14:13] = 11, PSELDBG must not be asserted.

Copyright © 2008-2011 ARM. All rights reserved.ARM DDI 0407G
Non-ConfidentialID072711