A.14. PTM interface signals

Table A.34 shows the PTM interface signals. There can be as many PTM interface signal buses as there are Cortex-A9 processors in the design.

Table A.34. PTM interface signals

NameI/O

Source or

destination

Description

WPTFIFOEMPTYn

OPTM deviceThere are no speculative waypoints in the PTM interface FIFO.
WPTCOMMITn[1:0]O

Number of waypoints committed this cycle. It is valid to indicate a valid waypoint and commit it in the same cycle.

WPTCONTEXTIDn[31:0]O

Context ID for the waypoint.

This signal must be true regardless of the condition code of the waypoint.

WPTENABLEnIEnable waypoint. When set, enables the Cortex-A9 processor to output waypoints.
WPTEXCEPTIONTYPEn[3:0]O

Exception type:

b0001 = Halting Debug

b0010 = Secure Monitor

b0100 = Imprecise Data Abort

b0101 = T2EE trap

b1000 = Reset

b1001 = UNDEF

b1010 = SVC

b1011 = Prefetch abort/Software Breakpoint

b1100 = Precise data abort/software watchpoint

b1110 = IRQ

b1111 = FIQ.

WPTFLUSHnO

Flush signal from core exception FIFO. All as yet uncommitted waypoints are flushed.

WPTLINKnO

The waypoint is a branch and updates the link register.

Only HIGH if WPTTYPE[2:0] is a direct branch or an indirect branch.

WPTnSECUREnOPTM device

Instructions following the waypoint are executed in Non-secure state. An instruction is in Non-secure state if the NS bit is set and the processor is not in secure monitor mode.

WPTPCn [31:0]O

Waypoint last executed address indicator.

This is the base LR in the case of an exception.

Must be 0 for a reset exception, when it must not be traced.Equal to 0 if the waypoint is reset exception.

WPTT32LINKnO

Indicates the size of the last executed address when in Thumb state:

0 = 16-bit instruction

1 = 32-bit instruction.

WPTTAKENnO

The waypoint passed its condition codes. The address is still used, irrespective of the value of this signal.

Must be set for all waypoints except branch.

WPTTARGETJBITnO

J bit for waypoint destination.

This signal is LOW if WPTTRACEPROHIBITED is asserted.

WPTTARGETPCn[31:0]O

Waypoint target address.

Bit [1] must be zero if T-bit is zero.

Bit [0] must be zero if J-bit is zero.

The value is zero if WPTTYPE is either prohibit or debug.

WPTTARGETTBITnO

T bit for waypoint destination

This signal is LOW if WPTTRACEPROHIBITED is asserted.

WPTTRACEPROHIBITEDnOPTM device

Trace is prohibited for the waypoint target.

Indicates entry to prohibited region. No more waypoints are traced until trace can resume.

Indication that PTM clocks can be stopped.

This signal must be permanently asserted if NIDEN and DBGEN are both LOW, after the in-flight waypoints have exited the core. Either an exception or a serial branch is required to ensure that changes to the inputs have been sampled.

Only one WPTVALID cycle can be seen with WPTTRACEPROHIBITED set.

Trace stops with this waypoint and the next waypoint seen is an Isync packet.

WPTTYPEn[2:0]O

Waypoint Type.

b000 = Direct Branch

b001 = Indirect Branch

b010 = Exception

b011 = DMB

b100 = Debug entry/Trace prohibited

b101 = Debug exit, requires addresses of first instruction

b110 = Invalid

b111 = Invalid.

Must only take valid states when WPTVALID is HIGH.

Debug Entry must be followed by Debug Exit.

Note

Debug exit does not reflect the execution of an instruction.

WPTVALIDnO

Waypoint is confirmed as valid.


Copyright © 2008-2011 ARM. All rights reserved.ARM DDI 0407G
Non-ConfidentialID072711