3.4. Interrupt interface register descriptions

This section shows the registers that each Cortex-A9 processor interface provides. Table 3.8 shows the Cortex-A9 processor interface registers. This section does not reproduce information about registers already described in the ARM Generic Interrupt Controller Architecture Specification.

Table 3.8. Cortex-A9 processor interface register summary

BaseNameTypeResetWidthFunction
0x000

ICCICR

RW0x0000000032CPU Interface Control Register
0x004

ICCPMR

RW0x0000000032Interrupt Priority Mask Register
0x008

ICCBPR

RW

0x2

0x3

32Binary Point Register
0x00C

ICCIAR

RO0x000003FF32Interrupt Acknowledge Register
0x010

ICCEOIR

WO-32End Of Interrupt Register
0x014

ICCRPR

RO0x000000FF32Running Priority Register
0x018

ICCHPIR

RO0x000003FF32Highest Pending Interrupt Register
0x01C[a]

ICCABPR

RW0x332Aliased Non-secure Binary Point Register
0xFC

ICCIDR

RO0x3901243B32

CPU Interface Implementer Identification Register

[a] This address location is only accessible when the Cortex-A9 processor performs a Secure access.


Copyright © 2008-2011 ARM. All rights reserved.ARM DDI 0407G
Non-ConfidentialID072711