3.3.8. PPI Status Register

The ICPPISR characteristics are:


Enables a Cortex-A9 processor to access the status of the inputs on the distributor:

  • PPI(4) is for nIRQ<n>

  • PPI(3) is for watchdog interrupts

  • PPI(2) is for private timer interrupts

  • PPI(1) is for nFIQ<n>

  • PPI(0) is for the global timer.

Usage constraints

A Cortex-A9 processor can only read the status of its own PPI and therefore cannot read the status of PPI for other Cortex-A9 processors.


Available in all Cortex-A9 MPCore configurations.


See the register summary in Table 3.1.

Table 3.5 shows the ICPPISR bit assignments.

Figure 3.5. ICPPISR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 3.6 shows the ICPPISR bit assignments.

Table 3.6. ICPPISR bit assignments





Returns the status of the PPI(4:0) inputs on the distributor:

  • PPI[4] is nIRQ

  • PPI[3] is the private watchdog

  • PPI[2] is the private timer

  • PPI[1] is nFIQ

  • PPI[0] is the global timer.

PPI[1] and PPI[4] are active LOW

PPI[0], PPI[2] and PPI[3] are active HIGH.


These bits return the actual status of the PPI(4:0) signals. The ICDISPRn and ICDICPRn registers can also provide the PPI(4:0) status but because you can write to these registers then they might not contain the actual status of the PPI(4:0) signals.


Copyright © 2008-2011 ARM. All rights reserved.ARM DDI 0407G