4.4. Global timer registers

Table 4.4 shows the global timer registers. The offset is relative to PERIPH_BASE_ADDR + 0x0200. Use nPERIPHRESET to reset these registers.

Table 4.4. Global timer registers

OffsetTypeReset valueFunction

0x00

R/W0x00000000Global Timer Counter Registers, 0x00 and 0x04

0x04

R/W0x00000000

0x08

R/W0x00000000Global Timer Control Register

0x0C

R/W

0x00000000

Global Timer Interrupt Status Register

0x10

R/W

0x00000000

Comparator Value Registers, 0x10 and 0x14

0x14

R/W

0x00000000

0x18

R/W

0x00000000

Auto-increment Register, 0x18

Copyright © 2008-2011 ARM. All rights reserved.ARM DDI 0407G
Non-ConfidentialID072711