4.2.8. Watchdog Interrupt Status Register

Figure 4.4 shows the Watchdog Interrupt Status Register bit assignments.

Figure 4.4. Watchdog Interrupt Status Register bit assignment

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The event flag is a sticky bit that is automatically set when the Counter Register reaches zero in timer mode. If the watchdog interrupt is enabled, Interrupt ID 30 is set as pending in the Interrupt Distributor after the event flag is set. The event flag is cleared when written with a value of 1. Trying to write a zero to the event flag or a one when it is not set has no effect.

Copyright © 2008-2011 ARM. All rights reserved.ARM DDI 0407G