3.3.4. Interrupt Set-Enable Registers

This section describes the implementation defined features of the ICDISERn.

In the Cortex-A9 MPCore, SGIs are always enabled. The corresponding bits in the ICDISERn are read as one, write ignored.

Copyright © 2008-2011 ARM. All rights reserved.ARM DDI 0407G
Non-ConfidentialID072711