Using this book

This book is organized into the following chapters:

Chapter 1 Introduction

Read this for a high-level view of the Cortex-A9 MPCore processor and a description of its features.

Chapter 2 Snoop Control Unit

Read this for a description of the Snoop Control Unit of the Cortex-A9 MPCore processor.

Chapter 3 Interrupt Controller

Read this for a description of the Cortex-A9 MPCore Interrupt Controller.

Note

The PrimeCell® Generic Interrupt Controller (PL390) and the Cortex A9 Interrupt Controller share the same programmers model. There are implementation-specific differences.

Chapter 4 Global timer, private timers, and watchdog registers

Read this for a description of the Cortex-A9 MPCore timer and watchdog registers.

Chapter 5 Clocks, Resets, and Power Management

Read this for a description of the clocking modes and the reset signals. This chapter also describes the power management facilities.

Chapter 6 Debug

Read this for a description of the Cortex-A9 MPCore debug registers and resources.

Appendix A Signal Descriptions

Read this for a description of the Cortex-A9 MPCore input and output signals.

Appendix B Revisions

Read this for a description of technical changes between released issues of this book.

Copyright © 2008-2011 ARM. All rights reserved.ARM DDI 0407G
Non-ConfidentialID072711