Cortex-A9 Floating-Point Unit Technical Reference ManualRevision: r2p2
Home > Programmers Model > Register summary

2.4. Register summary

Table 2.2 shows the FPU system registers. All FPU system registers are 32-bit wide. Reserved register addresses are RAZ/WI.

Table 2.2. FPU system registers

NameTypeResetDescription
FPSID RO 0x41033092See Floating-Point System ID Register
FPSCRRW0x00000000See Floating-Point Status and Control Register
MVFR1RO 0x01000011See the ARM Architecture Reference Manual
MVFR0RO 0x10110221See the ARM Architecture Reference Manual
FPEXCRW 0x00000000See Floating-Point Exception Register

Copyright © 2008-2010 ARM. All rights reserved.ARM DDI 0408F
Non-ConfidentialID050110
PDF file icon  PDF version
Home > Programmers Model > Register summary