3.4.7.  Advanced SIMD permute instructions

Table 3.7 shows the operation of the Advanced SIMD permute instruction timing.

Table 3.7. Advanced SIMD permute instruction timing

Name Format Cycles Source Result Writeback

VDUP

VTRN

Dd,Dm[x]

Qd,Qm[x]

1-,126
VSWPDd,Dm11,126
Qd,Qm2

1,1

2,2

2

3

6

7

VZIPDd,Dm11,126
Qd,Qm3

1,1

2,2

3,47,8
VUZPDd,Dm11,126
Qd,Qm31,237
VREVDd,DmQd,Qm1-,126
VEXTDd,Dn,Dm,#imm1-,1,1,-26
Qd,Qn,Qm,#imm2-,1,2,-37
VTBLDd,{Dn},Dm2-,2,137
Dd,{Dn,Dn1},Dm2-,2,2,137
Dd,{Dn,Dn1,Dn2},Dm3-,2,2,3,148
Dd,{Dn,Dn1,Dn2,Dn3},Dm3-,2,2,3,3,148
VTBXDd,{Dn},Dm21,2,137
Dd,{Dn,Dn1},Dm21,2,2,137
Dd,{Dn,Dn1,Dn2},Dm31,2,2,3,148
Dd,{Dn,Dn1,Dn2,Dn3},Dm31,2,2,3,3,148

Copyright © 2008-2010 ARM. All rights reserved.ARM DDI 0409F
Non-ConfidentialID050110