3.4.5.  Advanced SIMD integer multiply instructions

Table 3.5 shows the operation of the Advanced SIMD integer multiply instruction timing.

Table 3.5. Advanced SIMD integer multiply instructions

Name Format Cycles Source Result Writeback

VMUL

VQDMLH

VQRDMLH

.8 Dd,Dn,Dm

.16 Dd,Dn,Dm

1

-,2,2

6

6

.32 Dd,Dn,Dm

2

-,2,1

7

7

.32 Qd,Qn,Qm

4

-,2,1

-,4,3

7

9

7

9

VMULL

VQDMULL

.8 Qd,Dn,Dm

.16 Qd,Dn,Dm

1-,2,266
.32 Qd,Dn,Dm2-,2,177

VMLA

VMLS

.8 Dd,Dn,Dm

.16 Dd,Dn,Dm

13,2,266

.8 Qd,Qn,Qm

.16 Qd,Qn,Qm

2

3,2,2

4,3,3

6

7

6

7

.32 Dd,Dn,Dm23,2,177
.32 Qd,Qn,Qm4

3,2,1

5,4,3

7

9

7

9

VMLAL

VMLSL

VQDMLAL

VQDMLSL

.8 Qd,Dn,Dm

.16 Qd,Dn,Dm

13,2,266
.32 Qd,Dn,Dm23,2,177

VMUL

VQDMLH

VQRDMLH

.16 Dd,Dn,Dm[x]

1-,2,166

.16 Qd,Qn,Dm[x]

2

-,2,1

-,3,1

6

7

6

7

.32 Dd,Dn,Dm[x]

2-,2,177

.32 Qd,Qn,Qm[x]

4

-,2,1

-,4,1

7

9

7

9

VMULL

VQDMULL

.16 Qd,Dn,Dm[x]1-,2,166
.32 Qd,Dn,Dm[x]2-,2,177

VMLA

VMLS

.16 Dd,Dn,Dm[x]13,2,166
.16 Qd,Qn,Dm[x]23,2,166
.32 Dd,Dn,Dm[x]23,2,177
.32 Qd,Qn,Dm[x]4

3,2,1

5,2,1

7

9

7

9

VMLAL

VMLSL

VQDMLAL

VQDMLSL

.16 Qd,Dn,Dm[x]13,2,166
.32 Qd,Dn,Dm[x]23,2,177

Copyright © 2008-2010 ARM. All rights reserved.ARM DDI 0409F
Non-ConfidentialID050110