3.4. Instruction-specific scheduling

Complex instruction dependencies and memory system interactions make it impossible to concisely specify the exact cycle timing of all instructions in all circumstances. The following sections provide timing information that is accurate in most cases. For precise timing, you must use a cycle-accurate model of both your system and the processor.

Copyright © 2008-2010 ARM. All rights reserved.ARM DDI 0409F