Cortex-A9 NEON Media Processing Engine Technical Reference Manual: 2.5. Register summary

2.5. Register summary

Table 2.7 shows the Cortex-A9 NEON MPE system registers. All NEON MPE system registers are 32-bit wide. Reserved register addresses are RAZ/WI.

Table 2.7. Cortex-A9 NEON MPE system registers

Name	Type	Reset	Description
FPSID	RO	`0x41033094`	See Floating-Point System ID Register
FPSCR	RW	`0x00000000`	See Floating-Point Status and Control Register
MVFR1	RO	`0x01111111`	See the ARM Architecture Reference Manual
MVFR0	RO	`0x10110222`	See the ARM Architecture Reference Manual
FPEXC	RW	`0x00000000`	See Floating-Point Exception Register

Table 2.8 shows the processor modes for accessing the Cortex-A9 NEON MPE system registers.

Table 2.8. Accessing Cortex-A9 NEON MPE system registers

Copyright © 2008-2012 ARM. All rights reserved.	ARM DDI 0409H
Non-Confidential	ID032812
PDF version