This appendix describes the DDR2 DMC signals. It contains the following sections:
Clock and reset signals
Miscellaneous signals
Pad interface signals.