PrimeCell® DDR2 Dynamic Memory Controller (PL341) Technical Reference Manual 3.3. Register descriptions

PrimeCell^® DDR2 Dynamic Memory Controller (PL341) Technical Reference Manual

Revision: r0p1

Home > Programmers Model > Register descriptions

3.3. Register descriptions

This section describes the DDR2 DMC registers.

Copyright © 2007 ARM Limited. All rights reserved.	ARM DDI 0418C
Non-Confidential
PDF version

Home > Programmers Model > Register descriptions