This chapter describes the DDR2 DMC test registers. It contains the following section:
Integration test registers.