Appendix A. Signal Descriptions

This appendix describes the CoreLink DDR2 DMC signals. It contains the following sections:

Copyright © 2007, 2009-2010 ARM Limited. All rights reserved.ARM DDI 0418E
Non-ConfidentialID080910