2.1.6. Interrupt signals

Figure 2.7 shows the interrupt signals that the DDR2 DMC provides if it is configured to support Error Correction Code (ECC).

Figure 2.7. Interrupt signals

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


See ECC block for more information about how the ECC block controls these signals.

Copyright © 2007, 2009-2010 ARM Limited. All rights reserved.ARM DDI 0418E
Non-ConfidentialID080910