CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference ManualRevision: r1p1
Home > Functional Description > Functional overview > QoS signal

2.1.9. QoS signal

An AMBA master can use the QoS signal to request that the DDR2 DMC assigns the minimum latency to the current read transaction. Figure 2.11 shows the QoS signal.

Figure 2.11. QoS signal

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


See Quality of Service for more information.

Copyright © 2007, 2009-2010 ARM Limited. All rights reserved.ARM DDI 0418E
Non-ConfidentialID080910
PDF file icon  PDF version
Home > Functional Description > Functional overview > QoS signal