A.2.3. asetbok signal

Table A.4 shows the asetbok signal.

Table A.4. asetbok signal

SignalType

Destination

Description
asetbokOutputDLLFlags safe cycles to update the DLL control signals. This signal is only available when the DDR2 DMC is configured to provide a legacy pad interface.

Copyright © 2007, 2009-2010 ARM Limited. All rights reserved.ARM DDI 0418E
Non-ConfidentialID080910