3.3. Register descriptions

This section describes the DDR2 DMC registers.

Copyright © 2007, 2009-2010 ARM Limited. All rights reserved.ARM DDI 0418E
Non-ConfidentialID080910