| |||
Home > Functional Description > Functional overview > AXI slave interface |
The AXI slave interface comprises the following AXI channels:
Enables the transfer of the address and all other control data required for the DDR2 DMC to carry out an AXI write transaction.
Enables the transfer of write data and validating data byte strobes to the controller.
Enables the transfer of response information associated with a write transaction.
Enables the transfer of the address and all other control data required for the controller to carry out an AXI read transaction.
Enables the transfer of read data and response information associated with a read transaction.
See the AMBA AXI Protocol Specification for more information.
Figure 2.2 shows the AXI slave interface signals.
In Figure 2.2 the arcache, awcache, arprot, and awprot signals are shown for completeness only. The controller ignores any information that these signals provide.