1.1. About the CoreLink DDR2 DMC (DMC-341)

The DDR2 DMC is an Advanced Microcontroller Bus Architecture (AMBA) compliant System-on-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.

The DDR2 DMC is a high-performance, area-optimized DDR2 SDRAM memory controller compatible with the AMBA AXI protocol.

You can configure the DDR2 DMC with a number of options:

For more information about AMBA see:

Figure 1.1 shows an example system.

Figure 1.1. Example system

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Copyright © 2007, 2009-2010 ARM Limited. All rights reserved.ARM DDI 0418E