3.3.36. Peripheral Identification Registers

The periph_id_[3:0] Register characteristics are:

Purpose

Provide information about the configuration and version of the peripheral.

Usage constraints

No usage constraints.

Configurations

Available in all configurations of the DDR2 DMC.

Attributes

See the register summary in Table 3.1.

These registers can conceptually be treated as a single register that holds a 32-bit peripheral ID value. Figure 3.43 shows the correspondence between bits [7:0] of the periph_id Registers and the conceptual 32-bit Peripheral ID Register.

Figure 3.43. periph_id_[3:0] Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.37 shows the register bit assignments for the conceptual 32-bit peripheral ID register.

Table 3.37. Conceptual peripheral ID register bit assignments

BitsName

Function

[31:28]-Reserved.
[27:24]customer modifiedIdentifies data that is relevant to an ARM partner.
[23:20]revisionIdentifies the RTL revision of the peripheral.
[19:12]designerIdentifies the designer. This is 0x41 for ARM.
[11:0]part_number

Identifies the peripheral. The part number for the DDR2 DMC is 0x341.


The following sections describe the periph_id Registers:

Peripheral Identification Register 0

The periph_id_0 Register is hard-coded and the fields in the register set the reset value. Table 3.38 shows the register bit assignments.

Table 3.38. periph_id_0 Register bit assignments

BitsNameFunction
[31:8]-Read undefined
[7:0]part_number_0Returns 0x41

Peripheral Identification Register 1

The periph_id_1 Register is hard-coded and the fields in the register set the reset value. Table 3.39 shows the register bit assignments.

Table 3.39. periph_id_1 Register bit assignments

BitsNameFunction
[31:8]-Read undefined
[7:4]designer_0Returns 0x1
[3:0]part_number_1Returns 0x3

Peripheral Identification Register 2

The periph_id_2 Register is hard-coded and the fields in the register set the reset value. Table 3.40 shows the register bit assignments.

Table 3.40. periph_id_2 Register bit assignments

BitsNameFunction
[31:8]-Read undefined

[7:4]

revision

These bits return the revision number:

0x0 = r0p0

0x1 = r0p1_00rel0

0x2 = r0p1_01rel0

0x3 = r1p0

0x4 = r1p1

[3:0]designer_1Returns 0x4

Peripheral Identification Register 3

The periph_id_3 Register is hard-coded and the fields in the register set the reset value. Table 3.41 shows the register bit assignments.

Table 3.41. periph_id_3 Register bit assignments

BitsNameFunction
[31:8]-Read undefined
[7:4]-Reserved for future use, read undefined
[3:0]customer modifiedCustomer modified number, 0x0 from ARM

Copyright © 2007, 2009-2010 ARM Limited. All rights reserved.ARM DDI 0418E
Non-ConfidentialID080910